



WIR SCHAFFEN WISSEN – HEUTE FÜR MORGEN

Roger Kalt on behalf of the LLRF team :: Paul Scherrer Institut

# An overview of the SwissFEL LLRF system and its potential use in the SLS

17.11.2016 – 20<sup>th</sup> ESLS-RF Workshop

# Content

## 1. System Overview

- RF Stability Requirements
- Hardware / Software / Firmware Implementation

## 2. Performance Measurements

- System Acceptance Test Results from Lab

## 3. Summary & Outlook

- Conclusion
- SLS LLRF Outlook

# 1. Overview Machine+Stability Requirements

## 1. Construction Phase

2013-16



## 2. Construction Phase

2018+

**Athos 0.7-7nm**




user  
stations

2.6-3.4 GeV


Linac 3  
2.1-5.8 GeV

**Aramis 0.1-0.7 nm**



SwissFEL performance calculations based on “expected performance” of RF stations [CDR]:


	Pulse-to-pulse stab.
S-band Phase*	0.018° rms
S-band Voltage*	1.8e-4 rms
X-band Phase	0.072° rms
X-band Voltage	1.8e-4 rms
C-band Phase	0.036° rms
C-band Voltage	1.8e-4 rms



## LLRF requirements

LLRF actuator	stability
S-band Added Ph. Noise	0.009°
X-band Added Ph. Noise	0.038°
C-band Added Ph. Noise	0.017°
Amplitude (all bands)	1.6e-4
LLRF measurement	resolution
S-band Phase	0.007°
X-band Phase	0.02°
C-band Phase	0.01°
Amplitude (all bands)	1.0e-4

# 1. Overview LLRF Hardware Architecture




# 1. Overview LLRF Hardware Architecture Dig.


## Basic Features:

- IF based digital system ~ 40 MHz
  - $f_{IF} = 41.65$  MHz for injector
  - $f_{IF} = 39.67$  MHz for linac
- commercial VME64x based FPGA/CPU processing board (PSI controls standard board)
- FMC based commercial ADC/DAC 250 Msps / 16 bit
- 8 $\mu$ s data acquisition window / 250 Msps (defined in FPGA firmware and limited by FPGA on-chip SRAM)
- 100 Hz pulse-to-pulse RF feedback
- Vanilla Linux based operating system, EPICS on each processing board
- Custom designed digital interface transition card

**→ Hardware, Firmware and Software are independent of RF frequency**



# 1. Overview LLRF Hardware Architecture Anlg.




## Basic Features:

- in-house developed RF front-ends for S- and C-band
  - 24 channel RF receiver
  - LO & clock generation
  - vector modulator / LLRF actuator
- CW low noise RF reference signal required
- Due to common IF around 40 MHz
  - some hardware components are the same for all bands.
- **postponed**: drift calibration unit


➔ Pizza box design which ensured performance and keeps flexibility / minimizes cost if RF frequency needs to be changed.

# 1. Overview LLRF receiver concept




## Basic Features:

- 24 equal receiver channels
- Dual channel down converter modules
- Internally I2C and digital / static control used
- IF gain PCB is common for S- and C-band
  - Controllable digital attenuator  
0 .. -7dB in 1 dB steps
  - +60dB pre amplifier for beam-loading measurements
- Control und status monitoring interface over EtherCAT fieldbus



# 1. Overview non-IQ demodulation bandwidth



Courtesy: L. Schebacher

1. Trigger based DAQ 8 $\mu$ s duration  
S-band: sampling 249.90 Msps
2. Sequential FPGA controller for data pre-processing (~ 350  $\mu$ s)
3. Non-IQ demodulation 1/6  
Bandwidth 37.2 MHz
4. Additional FPGA filtering to remove upper sideband of IF  
**→ New Bandwidth 34.6 MHz**
5. IRQ over PCIe to CPU

Fig: Non-IQ demodulation





Fig: Additional FIR filtering




# 1. Overview LLRF DAQ + Feedback on 1 Slide




## RF station local automations

- Start/stop procedures
- Iterative Learning Control (ILC, e.g. flatten RF pulse)
- Various slow algorithms
  - RF pulse setup
  - Measure klystron
  - IQM imbalance corr.
  - Cavity detuning calc.



## 2. Performance Measurements

## 2. Performance Setup for Measurement System




Courtesy: F. Gärtner

## 2. Performance LLRF Rx Perf. (S-band)




INP = Intra Pulse

Pulse-to-Pulse 100 Hz / 100 Pulses

RX (all channels) with 0dB @ average window: 1 us




24 channels




ADC  
Full scale

# 2. Performance Rx Crosstalk



Parameters	S-band series [3]	S-band prototype [1]
Crosstalk [dB]	> 80	> 70

## 2. Performance Rx Intermodulation Distort.



**Two-Tone Intermodulation distortion 2<sup>nd</sup> & 3<sup>rd</sup> order**

Parameters	S-band series [3]
IMD2 [dBc]*	> 65
IMD3 [dBc]*	> 70

\* @ $P_{IF\ OUT} = 5\text{ dBm}$


$$OIP_3 = P_{OUT} + \frac{IMD_3}{2} =$$

$$OIP_3 = -7\text{ dBFS} + \frac{75\text{ dB}}{2} =$$

$$OIP_3 = 5\text{ dBm} + 37.5\text{ dB} =$$

$$OIP_3 = 42.5\text{ dBm}$$

## 2. Performance Setup for System Loop




Courtesy: F. Gärtner

## 2. Performance System Loop Improvement


Standard Controls 7-Slot VME Crate from Trenew, ~ 2kCHF

DAC @ Slot 1





Improvement

DAC @ Slot 6,7



Slot 7

Slot 1  
cPCI Power Supply



Courtesy: F. Gärtner, S-band PreSeries VM Jitter Analysis [2]

### **3. Summary & Outlook**

### 3. Summary Conclusion SwissFEL LLRF

- The LLRF basic system fulfills the defined RF stability requirements (1 $\mu$ s gate)

LLRF actuator	Stability required	Stability measured (worst)
S-band Phase	0.009° (added)	0.009° (absolute)
Amplitude	1.6e-4	1.2e-4

LLRF measurement	Resolution required	Resolution measured (worst)
S-band Phase	0.007°	0.0061°
Amplitude	1.0e-4	0.72e-4

- Robust system design which is able to run 24/7/365
- Able to provide real time beam synchronous waveform data for each ADC ch.
- Possible future improvements are:**
  - Reduce influence of standard switching cPCI power supplies
  - Extend fw/sw and add more algorithms for data preprocessing to FPGA and CPU to provide real-time data analysis
  - If required, replace FMC cards with new ADC/DAC chips with better parameters

### 3. Summary SLS Linac LLRF Upgrade Outlook

Parameter	Spec. SwissFEL	Spec. SLS	Comment
<b>RF frequency</b>	2.9988 GHz 500 MHz	2.99782 GHz 500 MHz	TW: match Buncher: TBD
<b>Operation mode</b>	100 Hz pulsed	3 Hz pulsed	Match
<b>DAQ pulse length</b>	up to 8μs	4.5μs	Match
<b>RF Station tolerances</b>	Amplt: 1.8e-4 Phase: 0.018 deg	Amplt: 2.0e-4 Phase: 1.0 deg	Match, also measurement sys.
<b>No. of ADC ch.</b>	24	~ 12	Match, scalable
<b>RF frontend</b>	2.99712 GHz for test facility, hw available	2.99782 GHz	Match, various options for auxiliary channels
<b>RF reference input</b>	2.99712 / 2.9988 GHz CW	2.99782 GHz CW	SLS provides pulsed RF ref. signal → upgrade
<b>System Integration</b>	EPICS	EPICS	adaption required

### 3. Summary SLS BO/SR LLRF Upgrade Outlook


Parameter	Spec. SwissFEL	Spec. SLS	Comment
<b>Digital backend</b>	IF ~40 MHz FPGA/CPU FMC ADC/DAC	TBD FPGA/CPU FMC ADC/DAC	Match, part of infrastructure can be re-used
<b>No. of ADC ch.</b>	24	~ 12	Match, scalable
<b>RF frequency</b>	2.9988 GHz	~ 500 MHz ?	Adaption required
<b>Operation mode</b>	100 Hz pulsed	CW	Firmware adaption required
<b>RF frontend</b>	2.9988 GHz	500 MHz	New frontend required
<b>Tuning Loop</b>	Not included	Required	Required, can profit from already used EtherCAT
<b>System Integration</b>	EPICS	EPICS	Adaption required

### 3. Summary SLS LLRF Upgrade Outlook

- The projects can be separated into:
  - Linac
  - BO+SR
- We can profit from already built-up hardware, firmware, software and knowledge from
  - SwissFEL from the COTS hardware and fw/sw infrastructure
  - HIPA proton accelerator from the CW operation mode firmware, feedback and tuning loops
- There is no 1:1 drop-in replacement.

**My thanks go to**

- LLRF team
- Lukas Stingelin for information about SLS RF/LLRF plants



# References

- [1] System Characterization Report S-Band PreSeries System, (Publication date 17-Jul-2015 18:17:51)
- [2] FEL-S-Band-VM-Jitter, S-Band PreSeries Vectormodulator jitter analysis, 31.7.2015
- [3] System Acceptance Test Report S-Band Series System, (9x series systems, Nov. 2015 – Feb. 2016)
- [CDR] SwissFEL Conceptual Design Report, V20, April 2012